Lab_NHMFL
/
upsilon
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Free and open source SoC for Scanning Probe Microscopy
137 Commits 2 Branches 0 Tags 895 KiB
Verilog 44.7%
Python 23.4%
C++ 11.8%
Tcl 7.6%
M4 5.7%
Other 6.8%
Go to file
Peter McGoron ca8078f9d6 quick hack: pre-prepreprocess verilog files 2023-03-15 18:47:20 +00:00
creole@945bcd68a5 add submodules and switch 2023-03-03 08:06:50 +00:00
doc stuff 2023-02-25 21:17:04 +00:00
firmware quick hack: pre-prepreprocess verilog files 2023-03-15 18:47:20 +00:00
software add submodules and switch 2023-03-03 08:06:50 +00:00
.gitignore quick hack: pre-prepreprocess verilog files 2023-03-15 18:47:20 +00:00
.gitmodules add submodules and switch 2023-03-03 08:06:50 +00:00
COPYING add readme and COPYING 2022-09-17 00:35:47 -04:00
GUIDELINES.md change control_loop to m4 scripts, add common makefile 2023-03-15 18:30:08 +00:00
README.md add SPI link 2022-09-17 00:37:42 -04:00

README.md

upsilon

Upsilon is a 100% free and open source STM/AFM controller for FPGAs.

Organization

The project is split into hardware (firmware), kernel (software), and client software (client).

Hardware uses Verilog, LiteX and F4PGA to implement the Soft CPU (Risc-V), hardware communication, PI control loop, image scanning, and tip autoapproach.

Kernel implements the network communication between the hardware and the client software.

The client software receives and interprets data from the hardware.

License

GNU GPL v3.0 or later. Other portions are dual licensed under the CERN OHL-v2-S, or permissive licenses: please view all COPYING files for more legal information.

See also