Lab_NHMFL
/
upsilon
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Free and open source SoC for Scanning Probe Microscopy
236 Commits 2 Branches 0 Tags 895 KiB
Verilog 44.7%
Python 23.4%
C++ 11.8%
Tcl 7.6%
M4 5.7%
Other 6.8%
Go to file
Peter McGoron cd3f6d8cf9 move GUIDELINES.md to doc/verilog_manual.md 2023-06-15 11:46:48 -04:00
boot sucessfully boot MAINLINE Linux! 2023-06-05 16:50:08 -04:00
build firmware is a form of software; gateware is the equivalent for FGPAs 2023-06-14 15:31:49 -04:00
buildroot import upsilon_docker repository 2023-06-14 15:13:16 -04:00
doc move GUIDELINES.md to doc/verilog_manual.md 2023-06-15 11:46:48 -04:00
gateware remove test clock and fix make clean failing 2023-06-15 11:22:59 -04:00
linux more micropython tests 2023-06-09 23:02:43 -04:00
opensbi/litex/vexriscv sucessfully boot MAINLINE Linux! 2023-06-05 16:50:08 -04:00
.gitignore .gitignore: import from upsilon_docker 2023-06-14 15:15:51 -04:00
README.md import upsilon_docker repository 2023-06-14 15:13:16 -04:00

README.md

upsilon

Upsilon is a 100% free and open source STM/AFM controller for FPGAs running Linux.

License

See copying folder for more information.