2023-02-12 15:54:21 -05:00
|
|
|
# Copyright (c) 2023 Peter McGoron <code@mcgoron.com>
|
|
|
|
#
|
|
|
|
# Permission to use, copy, modify, and/or distribute this software for any
|
|
|
|
# purpose with or without fee is hereby granted, provided that the above
|
|
|
|
# copyright notice and this permission notice appear in all copies.
|
|
|
|
#
|
|
|
|
# THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
|
|
# WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
|
|
# MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
|
|
# ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
|
|
# WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
|
|
# ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
|
|
# OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
2023-02-07 12:46:44 -05:00
|
|
|
from creole import *
|
2023-02-07 12:25:52 -05:00
|
|
|
import unittest
|
2023-02-07 23:15:54 -05:00
|
|
|
import ffi
|
2023-02-07 12:25:52 -05:00
|
|
|
|
2023-02-08 08:56:39 -05:00
|
|
|
class PushTest(unittest.TestCase):
|
|
|
|
def test_parse_push_reg(self):
|
2023-02-07 12:25:52 -05:00
|
|
|
p = Program()
|
2023-02-08 08:56:39 -05:00
|
|
|
p.parse_asm_line("push r5")
|
2023-02-18 11:05:09 -05:00
|
|
|
self.assertEqual(p(), b'\x01\xC2\x85\x00')
|
2023-02-08 08:56:39 -05:00
|
|
|
|
2023-02-09 11:16:41 -05:00
|
|
|
def test_parse_push_imm(self):
|
2023-02-08 08:56:39 -05:00
|
|
|
p = Program()
|
2023-02-09 11:16:41 -05:00
|
|
|
p.parse_asm_line("push 5")
|
|
|
|
b = p()
|
|
|
|
self.assertEqual(b, b'\x01\xC0\x85\x00')
|
2023-02-08 08:56:39 -05:00
|
|
|
|
|
|
|
def test_parse_push_catch_typecheck_push_lab(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
2023-02-20 13:45:21 -05:00
|
|
|
p.parse_asm_line("push .l0")
|
2023-02-09 11:16:41 -05:00
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.VAL)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.sarg, '.l0')
|
2023-02-08 08:56:39 -05:00
|
|
|
self.assertEqual(cm.exception.i, 0)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.PUSH)
|
2023-02-08 08:56:39 -05:00
|
|
|
|
|
|
|
def test_parse_push_catch_typecheck_argument_overflow(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckLenException) as cm:
|
|
|
|
p.parse_asm_line("push r1 r2")
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.PUSH)
|
2023-02-08 08:56:39 -05:00
|
|
|
self.assertEqual(cm.exception.insargs, ["r1", "r2"])
|
|
|
|
self.assertEqual(cm.exception.argtypelen, 1)
|
|
|
|
|
|
|
|
def test_parse_push_catch_typecheck_argument_underflow(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckLenException) as cm:
|
|
|
|
p.parse_asm_line("push")
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.PUSH)
|
2023-02-08 08:56:39 -05:00
|
|
|
self.assertEqual(cm.exception.insargs, [])
|
|
|
|
self.assertEqual(cm.exception.argtypelen, 1)
|
|
|
|
|
2023-02-07 12:25:52 -05:00
|
|
|
def test_large_reg(self):
|
2023-02-11 12:27:29 -05:00
|
|
|
p = Program(reglen=0x8000000)
|
2023-02-07 12:25:52 -05:00
|
|
|
p.parse_asm_line("PUSH r134217727")
|
|
|
|
b = p()
|
2023-02-12 13:06:08 -05:00
|
|
|
self.assertEqual(b, b'\x01\xFC\x8f\xbf\xbf\xbf\xbf\x00')
|
2023-02-08 08:56:39 -05:00
|
|
|
|
2023-02-09 11:16:41 -05:00
|
|
|
def test_compile_push(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("PUSH r0")
|
2023-02-09 11:32:32 -05:00
|
|
|
p.parse_asm_line("PUSH 6")
|
2023-02-09 11:16:41 -05:00
|
|
|
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p())
|
2023-02-09 11:16:41 -05:00
|
|
|
|
2023-02-11 12:27:29 -05:00
|
|
|
def test_push_many(self):
|
|
|
|
p = Program()
|
|
|
|
stklen = 40
|
|
|
|
for n in range(0,stklen):
|
|
|
|
p.parse_asm_line("PUSH 5")
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p(), stklen=stklen)
|
2023-02-11 12:27:29 -05:00
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
for n in range(0,stklen):
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(ex.getstk(n), 5)
|
2023-02-11 12:27:29 -05:00
|
|
|
|
|
|
|
def test_push_overflow(self):
|
|
|
|
p = Program()
|
|
|
|
stklen = 40
|
|
|
|
for n in range(0, stklen + 1):
|
|
|
|
p.parse_asm_line("PUSH 5")
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p(), stklen=stklen)
|
2023-02-11 12:27:29 -05:00
|
|
|
self.assertEqual(ex(), ffi.RunRet.STACK_OVERFLOW)
|
|
|
|
|
2023-02-09 15:42:36 -05:00
|
|
|
class PopTest(unittest.TestCase):
|
|
|
|
def test_compile_pop_reg(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("pop r9")
|
|
|
|
b = p()
|
|
|
|
self.assertEqual(b, b'\x02\xC2\x89\x00')
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(b)
|
2023-02-09 15:42:36 -05:00
|
|
|
|
|
|
|
def test_compile_throw_pop_literal(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
|
|
|
p.parse_asm_line("pop 6")
|
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.REG)
|
|
|
|
self.assertEqual(cm.exception.sarg, '6')
|
|
|
|
self.assertEqual(cm.exception.i, 0)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.POP)
|
2023-02-09 15:42:36 -05:00
|
|
|
|
|
|
|
def test_compile_throw_pop_label(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
2023-02-20 13:45:21 -05:00
|
|
|
p.parse_asm_line("pop .l9")
|
2023-02-09 15:42:36 -05:00
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.REG)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.sarg, '.l9')
|
2023-02-09 15:42:36 -05:00
|
|
|
self.assertEqual(cm.exception.i, 0)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.POP)
|
2023-02-09 15:42:36 -05:00
|
|
|
|
|
|
|
def test_compile_throw_argument_overflow(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckLenException) as cm:
|
2023-02-11 12:27:29 -05:00
|
|
|
p.parse_asm_line("pop r1 r2")
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.POP)
|
2023-02-09 15:42:36 -05:00
|
|
|
self.assertEqual(cm.exception.insargs, ["r1", "r2"])
|
|
|
|
self.assertEqual(cm.exception.argtypelen, 1)
|
|
|
|
|
|
|
|
def test_catch_typecheck_argument_underflow(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckLenException) as cm:
|
2023-02-11 12:27:29 -05:00
|
|
|
p.parse_asm_line("pop")
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.POP)
|
2023-02-09 15:42:36 -05:00
|
|
|
self.assertEqual(cm.exception.insargs, [])
|
2023-02-11 12:27:29 -05:00
|
|
|
|
|
|
|
def test_pop_underflow(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("pop r0")
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p())
|
2023-02-11 12:27:29 -05:00
|
|
|
self.assertEqual(ex(), ffi.RunRet.STACK_UNDERFLOW)
|
|
|
|
|
|
|
|
def test_pop_underflow_2(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("push 5")
|
|
|
|
p.parse_asm_line("pop r0")
|
|
|
|
p.parse_asm_line("pop r1")
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p())
|
2023-02-11 12:27:29 -05:00
|
|
|
self.assertEqual(ex(), ffi.RunRet.STACK_UNDERFLOW)
|
2023-02-09 15:42:36 -05:00
|
|
|
|
2023-02-11 12:11:32 -05:00
|
|
|
class AddTest(unittest.TestCase):
|
|
|
|
def test_exec_add(self):
|
2023-02-07 12:44:44 -05:00
|
|
|
p = Program()
|
2023-02-11 12:11:32 -05:00
|
|
|
p.parse_asm_line("add r0 1 1")
|
2023-02-18 11:05:09 -05:00
|
|
|
ex = ffi.Environment(p)
|
2023-02-11 09:28:43 -05:00
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
2023-02-11 12:11:32 -05:00
|
|
|
self.assertEqual(ex.cenv.reg[0], 2)
|
2023-02-07 23:15:54 -05:00
|
|
|
|
2023-02-11 12:11:32 -05:00
|
|
|
def test_exec_add_neg(self):
|
2023-02-11 12:04:17 -05:00
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("add r0 10 20")
|
|
|
|
p.parse_asm_line("add r1 5 0")
|
|
|
|
p.parse_asm_line("add r1 r0 -40")
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p())
|
2023-02-11 12:04:17 -05:00
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(ex.getreg(0), 30)
|
2023-02-12 14:52:41 -05:00
|
|
|
self.assertEqual(ex.getreg(1, signed=True), -10)
|
2023-02-11 12:04:17 -05:00
|
|
|
|
2023-02-11 12:36:15 -05:00
|
|
|
def test_exec_add_throw_imm(self):
|
2023-02-11 12:11:32 -05:00
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
|
|
|
p.parse_asm_line("add 5 6 7")
|
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.REG)
|
|
|
|
self.assertEqual(cm.exception.sarg, '5')
|
|
|
|
self.assertEqual(cm.exception.i, 0)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.ADD)
|
2023-02-11 12:11:32 -05:00
|
|
|
|
2023-02-11 12:36:15 -05:00
|
|
|
def test_exec_add_throw_lab_1(self):
|
2023-02-11 12:11:32 -05:00
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
2023-02-18 11:05:09 -05:00
|
|
|
p.parse_asm_line("add r0 .label 7")
|
2023-02-11 12:11:32 -05:00
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.VAL)
|
2023-02-18 11:05:09 -05:00
|
|
|
self.assertEqual(cm.exception.sarg, '.label')
|
2023-02-11 12:11:32 -05:00
|
|
|
self.assertEqual(cm.exception.i, 1)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.ADD)
|
2023-02-11 12:11:32 -05:00
|
|
|
|
2023-02-11 12:36:15 -05:00
|
|
|
def test_exec_add_throw_lab_2(self):
|
2023-02-11 12:11:32 -05:00
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
2023-02-18 11:05:09 -05:00
|
|
|
p.parse_asm_line("add r0 12 .ab")
|
2023-02-11 12:11:32 -05:00
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.VAL)
|
2023-02-18 11:05:09 -05:00
|
|
|
self.assertEqual(cm.exception.sarg, '.ab')
|
2023-02-11 12:11:32 -05:00
|
|
|
self.assertEqual(cm.exception.i, 2)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.ADD)
|
2023-02-11 12:11:32 -05:00
|
|
|
|
2023-02-11 12:27:29 -05:00
|
|
|
class MulTest(unittest.TestCase):
|
2023-02-11 12:11:32 -05:00
|
|
|
def test_exec_mul_imm_imm(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("mul r0 2 2")
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p())
|
2023-02-11 12:11:32 -05:00
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(ex.getreg(0), 4)
|
2023-02-11 12:11:32 -05:00
|
|
|
|
|
|
|
def test_exec_mul_imm_neg_imm(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("mul r0 -5 5")
|
|
|
|
p.parse_asm_line("mul r1 r0 -5")
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p())
|
2023-02-11 12:11:32 -05:00
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
2023-02-12 14:52:41 -05:00
|
|
|
self.assertEqual(ex.getreg(0, signed=True), -25)
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(ex.getreg(1), 125)
|
2023-02-11 12:11:32 -05:00
|
|
|
|
2023-02-11 12:36:15 -05:00
|
|
|
def test_exec_mul_throw_imm(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
|
|
|
p.parse_asm_line("mul 942 6 7")
|
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.REG)
|
|
|
|
self.assertEqual(cm.exception.sarg, '942')
|
|
|
|
self.assertEqual(cm.exception.i, 0)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.MUL)
|
2023-02-11 12:36:15 -05:00
|
|
|
|
|
|
|
def test_exec_mul_throw_lab_1(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
2023-02-20 13:45:21 -05:00
|
|
|
p.parse_asm_line("mul r9 .l2 1991")
|
2023-02-11 12:36:15 -05:00
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.VAL)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.sarg, '.l2')
|
2023-02-11 12:36:15 -05:00
|
|
|
self.assertEqual(cm.exception.i, 1)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.MUL)
|
2023-02-11 12:36:15 -05:00
|
|
|
|
|
|
|
def test_exec_mul_throw_lab_2(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
2023-02-20 13:45:21 -05:00
|
|
|
p.parse_asm_line("mul r0 -11 .l48")
|
2023-02-11 12:36:15 -05:00
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.VAL)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.sarg, '.l48')
|
2023-02-11 12:36:15 -05:00
|
|
|
self.assertEqual(cm.exception.i, 2)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.MUL)
|
2023-02-11 12:36:15 -05:00
|
|
|
|
2023-02-11 15:49:39 -05:00
|
|
|
class DivTest(unittest.TestCase):
|
|
|
|
def test_div(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("div r0 8 4")
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getreg(0), 2)
|
|
|
|
|
|
|
|
def test_div_round_down(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("div r0 8 10")
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
|
|
|
|
def test_div_by_zero(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("div r0 8 0")
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.DIVIDE_BY_ZERO)
|
|
|
|
|
2023-02-11 15:51:03 -05:00
|
|
|
def test_sdiv_by_zero(self):
|
2023-02-11 15:49:39 -05:00
|
|
|
p = Program()
|
2023-02-11 15:51:03 -05:00
|
|
|
p.parse_asm_line("sdiv r0 8 0")
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.DIVIDE_BY_ZERO)
|
|
|
|
|
2023-02-11 15:51:03 -05:00
|
|
|
def test_sdiv_neg(self):
|
2023-02-11 15:49:39 -05:00
|
|
|
p = Program()
|
2023-02-11 15:51:03 -05:00
|
|
|
p.parse_asm_line("sdiv r0 16 -4")
|
|
|
|
p.parse_asm_line("sdiv r1 r0 -4")
|
2023-02-11 15:49:39 -05:00
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
2023-02-12 14:52:41 -05:00
|
|
|
self.assertEqual(ex.getreg(0, signed=True), -4)
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(ex.getreg(1), 1)
|
|
|
|
|
|
|
|
def test_exec_div_throw_imm(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
|
|
|
p.parse_asm_line("div 5 1 2")
|
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.REG)
|
|
|
|
self.assertEqual(cm.exception.sarg, '5')
|
|
|
|
self.assertEqual(cm.exception.i, 0)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.DIV)
|
2023-02-11 15:49:39 -05:00
|
|
|
|
|
|
|
def test_exec_div_throw_lab_1(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
2023-02-18 11:05:09 -05:00
|
|
|
p.parse_asm_line("div r0 .qqweq 456")
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.VAL)
|
2023-02-18 11:05:09 -05:00
|
|
|
self.assertEqual(cm.exception.sarg, '.qqweq')
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(cm.exception.i, 1)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.DIV)
|
2023-02-11 15:49:39 -05:00
|
|
|
|
|
|
|
def test_exec_div_throw_lab_2(self):
|
|
|
|
p = Program()
|
|
|
|
with self.assertRaises(TypecheckException) as cm:
|
2023-02-18 11:05:09 -05:00
|
|
|
p.parse_asm_line("div r5 1919 .24")
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(cm.exception.argtype, ArgType.VAL)
|
2023-02-18 11:05:09 -05:00
|
|
|
self.assertEqual(cm.exception.sarg, '.24')
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(cm.exception.i, 2)
|
2023-02-20 13:45:21 -05:00
|
|
|
self.assertEqual(cm.exception.opcode, Instruction.DIV)
|
2023-02-11 15:49:39 -05:00
|
|
|
|
2023-02-11 16:24:48 -05:00
|
|
|
class LabelTest(unittest.TestCase):
|
2023-02-12 14:28:48 -05:00
|
|
|
def test_unconditional_jump(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_lines([
|
|
|
|
"mov r0 5",
|
|
|
|
"mov r0 6",
|
2023-02-20 13:45:21 -05:00
|
|
|
"j .l0",
|
2023-02-12 14:28:48 -05:00
|
|
|
"mov r0 7",
|
2023-02-20 13:45:21 -05:00
|
|
|
".l0",
|
2023-02-12 14:28:48 -05:00
|
|
|
])
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getreg(0), 6)
|
|
|
|
|
2023-02-11 16:24:48 -05:00
|
|
|
def test_simple_loop(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_lines([
|
|
|
|
"add r0 10 0",
|
|
|
|
"add r1 20 0",
|
2023-02-20 13:45:21 -05:00
|
|
|
".loop_head",
|
2023-02-11 16:24:48 -05:00
|
|
|
"add r0 r0 -1",
|
|
|
|
"add r1 r1 1",
|
2023-02-20 13:45:21 -05:00
|
|
|
"jl .loop_head 0 r0"
|
2023-02-11 16:24:48 -05:00
|
|
|
])
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getreg(0), 0)
|
|
|
|
self.assertEqual(ex.getreg(1), 30)
|
|
|
|
|
2023-02-12 15:21:25 -05:00
|
|
|
def test_signed_jmp(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_lines([
|
|
|
|
"mov r0 30",
|
|
|
|
"mov r1 0",
|
2023-02-20 13:45:21 -05:00
|
|
|
".l0",
|
2023-02-12 15:21:25 -05:00
|
|
|
"add r0 r0 -1",
|
|
|
|
"add r1 r1 1",
|
2023-02-20 13:45:21 -05:00
|
|
|
"jls .l0 -30 r0"
|
2023-02-12 15:21:25 -05:00
|
|
|
])
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getreg(0, signed=True), -30)
|
|
|
|
self.assertEqual(ex.getreg(1), 60)
|
|
|
|
|
|
|
|
def test_jeq(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_lines([
|
|
|
|
"mov r0 50",
|
|
|
|
"mov r1 0",
|
2023-02-20 13:45:21 -05:00
|
|
|
".l0",
|
2023-02-12 15:21:25 -05:00
|
|
|
"add r1 r1 1",
|
|
|
|
"mul r2 r0 -1",
|
|
|
|
"add r2 r2 r1",
|
2023-02-20 13:45:21 -05:00
|
|
|
"jne .l0 r2 0"
|
2023-02-12 15:21:25 -05:00
|
|
|
])
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getreg(0, signed=True), 50)
|
|
|
|
self.assertEqual(ex.getreg(1), 50)
|
|
|
|
self.assertEqual(ex.getreg(2), 0)
|
|
|
|
|
|
|
|
def test_nested_loop(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_lines([
|
|
|
|
"mov r0 0", # outer loop counter
|
|
|
|
"mov r2 0", # total iteration counter
|
2023-02-20 13:45:21 -05:00
|
|
|
".outer_loop",
|
2023-02-12 15:21:25 -05:00
|
|
|
"mov r1 0", # inner loop counter
|
2023-02-20 13:45:21 -05:00
|
|
|
".inner_loop",
|
2023-02-12 15:21:25 -05:00
|
|
|
"add r1 r1 1",
|
|
|
|
"add r2 r2 1",
|
2023-02-20 13:45:21 -05:00
|
|
|
"jl .inner_loop r1 50",
|
2023-02-12 15:21:25 -05:00
|
|
|
"add r0 r0 1",
|
2023-02-20 13:45:21 -05:00
|
|
|
"jl .outer_loop r0 50"
|
2023-02-12 15:21:25 -05:00
|
|
|
])
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getreg(0), 50)
|
|
|
|
self.assertEqual(ex.getreg(1), 50)
|
|
|
|
self.assertEqual(ex.getreg(2), 50*50)
|
|
|
|
|
2023-02-20 13:48:20 -05:00
|
|
|
def test_many_jumps(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_lines([
|
|
|
|
"j .f1",
|
|
|
|
".f4",
|
|
|
|
"j .f5",
|
|
|
|
".f2",
|
|
|
|
"j .f3",
|
|
|
|
".f3",
|
|
|
|
"j .f4",
|
|
|
|
".f5",
|
|
|
|
"j .f6",
|
|
|
|
".f1",
|
|
|
|
"j .f2",
|
|
|
|
".f6"
|
|
|
|
])
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
|
2023-02-11 12:11:32 -05:00
|
|
|
class ProgramTest(unittest.TestCase):
|
|
|
|
def test_exec_simple_reg(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("push 5")
|
|
|
|
p.parse_asm_line("push 6")
|
|
|
|
p.parse_asm_line("pop r0")
|
|
|
|
p.parse_asm_line("pop r1")
|
|
|
|
ex = ffi.Environment()
|
|
|
|
self.assertEqual(ex.load(p()), ffi.CompileRet.OK)
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
2023-02-11 15:49:39 -05:00
|
|
|
self.assertEqual(ex.getreg(0), 6)
|
|
|
|
self.assertEqual(ex.getreg(1), 5)
|
2023-02-11 12:11:32 -05:00
|
|
|
|
2023-02-12 14:52:41 -05:00
|
|
|
def range_test(self, st, en, sgn=False):
|
|
|
|
for i in range(st, en):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line(f"mov r0 {i}")
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getreg(0, signed=sgn), i)
|
|
|
|
|
2023-02-12 15:21:25 -05:00
|
|
|
@unittest.skip("slow")
|
2023-02-12 14:52:41 -05:00
|
|
|
def test_parse_imm_compile(self):
|
|
|
|
self.range_test(0, 0x1000)
|
|
|
|
self.range_test(0x1000, 0x1100)
|
|
|
|
self.range_test(0x1FF00, 0x20000)
|
|
|
|
self.range_test(0x20000, 0x20100)
|
|
|
|
self.range_test(0x3FFF00, 0x400000)
|
|
|
|
self.range_test(0x400000, 0x400100)
|
|
|
|
self.range_test(0x7FFFF00, 0x8000000)
|
|
|
|
self.range_test(0x8000000, 0x8000100)
|
|
|
|
self.range_test(0xFFFFFF00, 0x100000000)
|
|
|
|
|
2023-02-12 15:21:25 -05:00
|
|
|
@unittest.skip("slow")
|
2023-02-12 14:52:41 -05:00
|
|
|
def test_parse_imm_signed(self):
|
|
|
|
self.range_test(0, 0x1000, sgn=True)
|
|
|
|
self.range_test(0x1000, 0x1100, sgn=True)
|
|
|
|
self.range_test(0x1FF00, 0x20000, sgn=True)
|
|
|
|
self.range_test(0x20000, 0x20100, sgn=True)
|
|
|
|
self.range_test(0x3FFF00, 0x400000, sgn=True)
|
|
|
|
self.range_test(0x400000, 0x400100, sgn=True)
|
|
|
|
self.range_test(0x7FFFF00, 0x8000000, sgn=True)
|
|
|
|
self.range_test(-100, 0, sgn=True)
|
2023-02-12 14:28:48 -05:00
|
|
|
|
2023-02-21 12:42:51 -05:00
|
|
|
class DataTest(unittest.TestCase):
|
|
|
|
def test_parse_db(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line("db d0 [4d2,1234,0,5]")
|
|
|
|
self.assertEqual(p(), b'\x0b\xc0\x80\xe0\x93\x92\xf0\x81\x88\xb4\xc0\x80\xc0\x85\x00')
|
2023-02-25 16:01:03 -05:00
|
|
|
def test_alloc_multiple(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_lines([
|
|
|
|
"db d0 [1,2,3,4]",
|
|
|
|
"db d1 [10,11,12,13]"
|
|
|
|
])
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getdat(0), [1,2,3,4])
|
|
|
|
self.assertEqual(ex.getdat(1), [0x10,0x11,0x12,0x13])
|
2023-02-25 16:07:23 -05:00
|
|
|
def test_alloc_repeat(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_lines([
|
|
|
|
"db d0 [1,2,3,4]",
|
|
|
|
"db d1 [10,11,12,13]",
|
|
|
|
"db d0 [5,6,7,8,9]"
|
|
|
|
])
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getdat(0), [5,6,7,8,9])
|
|
|
|
self.assertEqual(ex.getdat(1), [0x10,0x11,0x12,0x13])
|
2023-02-25 16:10:08 -05:00
|
|
|
def test_alloc_repeat_jump_skip(self):
|
|
|
|
p = Program()
|
|
|
|
p.parse_lines([
|
|
|
|
"db d0 [1,2,3,4]",
|
|
|
|
"db d1 [10,11,12,13]",
|
|
|
|
"j .end",
|
|
|
|
"db d1 [5,6,7,8,9]",
|
|
|
|
".end"
|
|
|
|
])
|
|
|
|
ex = ffi.Environment(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.getdat(0), [1,2,3,4])
|
|
|
|
self.assertEqual(ex.getdat(1), [0x10,0x11,0x12,0x13])
|
2023-02-21 12:42:51 -05:00
|
|
|
|
2023-02-12 15:37:45 -05:00
|
|
|
class SCEnv(ffi.Environment):
|
|
|
|
def syscall(self, s):
|
|
|
|
self.s = s.value
|
|
|
|
def __init__(self, *args, **kwargs):
|
|
|
|
super().__init__(*args, **kwargs)
|
|
|
|
|
|
|
|
class ProgramTest(unittest.TestCase):
|
|
|
|
def range_test(self, st, en, sgn=False):
|
|
|
|
for i in range(st, en):
|
|
|
|
p = Program()
|
|
|
|
p.parse_asm_line(f"sys {i}")
|
|
|
|
ex = SCEnv(p())
|
|
|
|
self.assertEqual(ex(), ffi.RunRet.STOP)
|
|
|
|
self.assertEqual(ex.s, i)
|
|
|
|
def test_syscall_imm(self):
|
|
|
|
self.range_test(0, 1000)
|
|
|
|
|
2023-02-07 12:25:52 -05:00
|
|
|
if __name__ == "__main__":
|
|
|
|
unittest.main()
|