This website requires JavaScript.
Explore
Help
Sign In
peter
/
spi
Watch
1
Star
0
Fork
You've already forked spi
0
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
Verilog SPI
3
Commits
1
Branch
2
Tags
132
KiB
Verilog
72.5%
Python
14.2%
C++
13.1%
Shell
0.2%
10b9b756c6
Go to file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Clone in VS Code
Cite this repository
APA
BibTeX
Cancel
Peter McGoron
10b9b756c6
mode 00, write from slave to master works
2022-07-21 01:29:39 -04:00
Makefile
mode 00, write from master to slave works
2022-07-21 01:09:45 -04:00
spi_master.v
mode 00, write from slave to master works
2022-07-21 01:29:39 -04:00
spi_slave.v
mode 00, write from slave to master works
2022-07-21 01:29:39 -04:00
test_spi_write_read_mode0.cpp
start spi master and slave with testbench
2022-07-20 19:41:54 -04:00
test_spi_write_read_mode0.v
start spi master and slave with testbench
2022-07-20 19:41:54 -04:00