peter
/
spi
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
Verilog SPI
11 Commits 1 Branch 2 Tags 132 KiB
Verilog 72.5%
Python 14.2%
C++ 13.1%
Shell 0.2%
Go to file
Peter McGoron 3990a33b6b add README.md 2022-07-21 03:18:22 -04:00
tests mode11 2022-07-21 03:14:51 -04:00
.gitignore add gitignore 2022-07-21 02:37:54 -04:00
COPYING add COPYING 2022-07-21 02:37:34 -04:00
README.md add README.md 2022-07-21 03:18:22 -04:00
spi_master.v move tests 2022-07-21 02:37:22 -04:00
spi_slave.v move tests 2022-07-21 02:37:22 -04:00

README.md

Verilog SPI

Verilog SPI master and slave that supports all modes and variable width via parameters.

License

This Program is subject to the terms of the Mozilla Public License, v.2.0. A copy of this license may be found in the file COPYING. You can obtain one at https://mozilla.org/MPL/2.0/.