Verilog SPI
Go to file
Peter McGoron ea8ae2e872 mode11 2022-07-21 03:14:51 -04:00
tests mode11 2022-07-21 03:14:51 -04:00
.gitignore add gitignore 2022-07-21 02:37:54 -04:00
COPYING add COPYING 2022-07-21 02:37:34 -04:00
spi_master.v move tests 2022-07-21 02:37:22 -04:00
spi_slave.v move tests 2022-07-21 02:37:22 -04:00