Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity
VexRiscv/scripts/regression/.gitignore

4 lines
35 B
Text
Raw Normal View History

better travis timings travis job naming reduce verilator cache size Fix dcache test timeout travis cleaning travis wip verilator wip fix java 10 compilation Travis wip travis rework
2019-04-20 07:59:39 -04:00
verilator*
Split machine os regression in two smaller parts
2019-04-21 14:30:58 -04:00
verilator
better travis timings travis job naming reduce verilator cache size Fix dcache test timeout travis cleaning travis wip verilator wip fix java 10 compilation Travis wip travis rework
2019-04-20 07:59:39 -04:00
!verilator.mk
Reference in a new issue Copy permalink