VexRiscv/.travis.yml

85 lines
1.7 KiB
YAML
Raw Normal View History

2018-05-17 12:43:52 -04:00
language: scala
dist: xenial
2018-05-17 12:43:52 -04:00
notifications:
email:
on_success: never
scala:
- 2.11.12
2018-05-17 12:43:52 -04:00
sbt_args: -no-colors -J-Xss2m
addons:
apt:
sources:
- ubuntu-toolchain-r-test
packages:
- git
- make
- autoconf
- g++
- flex
- bison
2018-05-17 12:43:52 -04:00
jdk:
- openjdk10
2018-05-17 12:43:52 -04:00
jobs:
include:
- stage: prepare cache-verilator
script:
- cp scripts/regression/verilator.mk $HOME/makefile
- cd $HOME
- make verilator_binary
- &test
stage: Test
name: TEST_DHRYSTONE
script:
- make regression_dhrystone -C scripts/regression
- <<: *test
stage: Test
name: TEST_BAREMETAL
script:
- make regression_random_baremetal -C scripts/regression
- <<: *test
stage: Test
name: TEST_BAREMETAL
script:
- make regression_random_baremetal -C scripts/regression
- <<: *test
stage: Test
name: TEST_MIXED
script:
- make regression_random -C scripts/regression
- <<: *test
stage: Test
name: TEST_LINUX
script:
- make regression_random_linux -C scripts/regression
- <<: *test
stage: Test
name: TEST_LINUX
script:
- make regression_random_linux -C scripts/regression
2018-05-17 12:52:21 -04:00
2018-05-17 12:43:52 -04:00
before_install:
- cd ..
2018-12-08 09:16:17 -05:00
- git clone https://github.com/SpinalHDL/SpinalHDL.git -b dev
2018-05-28 14:53:52 -04:00
- cd VexRiscv
- export VERILATOR_ROOT=$HOME/verilator
- export PATH=$VERILATOR_ROOT/bin:$PATH
2018-05-17 12:43:52 -04:00
before_cache:
- rm -fv $HOME/.ivy2/.sbt.ivy.lock
- find $HOME/.ivy2/cache -name "ivydata-*.properties" -print -delete
- find $HOME/.sbt -name "*.lock" -print -delete
2018-05-17 12:43:52 -04:00
cache:
directories:
- $HOME/.ivy2/cache
- $HOME/.sbt
- $HOME/verilator