Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update README.md

This commit is contained in:
Dolu1990 2017-08-31 10:09:11 +02:00 committed by GitHub
parent 09ba7c28da
commit 0327c5ec3a
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
README.md
View File

@ -144,6 +144,7 @@ To run tests (need the verilator simulator), go in the src/test/cpp/regression f
```sh ```sh
# To test the GenFull CPU # To test the GenFull CPU
# (Don't worry about the CSR test not passing, basicaly the GenFull isn't the truly full version of the CPU, some CSR feature are disable in it)
make clean run make clean run
# To test the GenSmallest CPU # To test the GenSmallest CPU