Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

Add whitebox example

Browse source
This commit is contained in:
Dolu1990 2022-10-24 10:24:32 +02:00
parent 17d52ce58f
commit 0979f8ba80
1 changed files with 14 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
src/main/scala/vexriscv/demo/WhiteboxPlugin.scala Normal file
View file

@ -0,0 +1,14 @@
package vexriscv.demo
import spinal.core._
import vexriscv.plugin.Plugin
import vexriscv.{DecoderService, Stageable, VexRiscv}
class WhiteboxPlugin extends Plugin[VexRiscv]{
override def build(pipeline: VexRiscv): Unit = {
Component.current.afterElaboration {
def export(name : String): Unit = out(Component.current.reflectBaseType(name))
export("IBusCachedPlugin_fetchPc_pc")
}
}
}