Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

VexRiscvSmpClusterGen now implement ebreak

This commit is contained in:
Dolu1990 2021-07-11 21:55:33 +02:00
parent 91b3e79485
commit 0cdad37fff
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -214,6 +214,7 @@ object VexRiscvSmpClusterGen {
mcycleAccess = CsrAccess.NONE, mcycleAccess = CsrAccess.NONE,
minstretAccess = CsrAccess.NONE, minstretAccess = CsrAccess.NONE,
ecallGen = true, ecallGen = true,
ebreakGen = true,
wfiGenAsWait = false, wfiGenAsWait = false,
wfiGenAsNop = true, wfiGenAsNop = true,
ucycleAccess = CsrAccess.NONE ucycleAccess = CsrAccess.NONE