Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

VexRiscvBmbGenerator now also report bytesPerLine

This commit is contained in:
Dolu1990 2022-05-24 12:37:31 +02:00
parent 771eaf431e
commit 0f6d0f022c
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/VexRiscvBmbGenerator.scala
View File

@ -106,11 +106,13 @@ case class VexRiscvBmbGenerator()(implicit interconnectSmp: BmbInterconnectGener
iBus.load(plugin.iBus.toBmb())
doExport(plugin.config.wayCount, "icacheWays")
doExport(plugin.config.cacheSize, "icacheSize")
doExport(plugin.config.bytePerLine, "bytesPerLine")
}
case plugin: DBusCachedPlugin => {
dBus.load(plugin.dBus.toBmb())
doExport(plugin.config.wayCount, "dcacheWays")
doExport(plugin.config.cacheSize, "dcacheSize")
doExport(plugin.config.bytePerLine, "bytesPerLine")
}
case plugin: MmuPlugin => {
doExport(true, "mmu")