Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update FpuTest with the new rs1/rs2 store mapping

This commit is contained in:
Dolu1990 2021-06-09 13:37:31 +02:00
parent 1ee45eeb0a
commit 1497001ebd
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/test/scala/vexriscv/ip/fpu/FpuTest.scala
View File

@ -293,8 +293,8 @@ class FpuTest extends FunSuite{
def storeRaw(rs : Int, format : FpuFormat.E)(body : FpuRsp => Unit): Unit ={ def storeRaw(rs : Int, format : FpuFormat.E)(body : FpuRsp => Unit): Unit ={
cmdAdd {cmd => cmdAdd {cmd =>
cmd.opcode #= cmd.opcode.spinalEnum.STORE cmd.opcode #= cmd.opcode.spinalEnum.STORE
cmd.rs1 #= rs cmd.rs1.randomize()
cmd.rs2.randomize() cmd.rs2 #= rs
cmd.rs3.randomize() cmd.rs3.randomize()
cmd.rd.randomize() cmd.rd.randomize()
cmd.arg.randomize() cmd.arg.randomize()