Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix synthesis bench

This commit is contained in:
Dolu1990 2021-02-04 12:41:31 +01:00
parent 02b5b9b05c
commit 3710fd3492
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/vexriscv/demo/SynthesisBench.scala
View File

@ -217,7 +217,7 @@ object VexRiscvSynthesisBench {
frequencyTarget = 50 MHz,
vivadoPath=sys.env.getOrElse("VIVADO_ARTIX_7_BIN", null),
workspacePath=workspace + "_area",
toplevelPath=rtl.getRtlPath(),
rtl=rtl,
family=getFamilyName(),
device="xcku035-fbva900-3-e"
)
@ -230,7 +230,7 @@ object VexRiscvSynthesisBench {
frequencyTarget = 800 MHz,
vivadoPath=sys.env.getOrElse("VIVADO_ARTIX_7_BIN", null),
workspacePath=workspace + "_fmax",
toplevelPath=rtl.getRtlPath(),
rtl=rtl,
family=getFamilyName(),
device="xcku035-fbva900-3-e"
)
@ -243,7 +243,7 @@ object VexRiscvSynthesisBench {
frequencyTarget = 50 MHz,
vivadoPath=sys.env.getOrElse("VIVADO_ARTIX_7_BIN", null),
workspacePath=workspace + "_area",
toplevelPath=rtl.getRtlPath(),
rtl=rtl,
family=getFamilyName(),
device="xcku3p-ffvd900-3-e"
)
@ -256,7 +256,7 @@ object VexRiscvSynthesisBench {
frequencyTarget = 800 MHz,
vivadoPath=sys.env.getOrElse("VIVADO_ARTIX_7_BIN", null),
workspacePath=workspace + "_fmax",
toplevelPath=rtl.getRtlPath(),
rtl=rtl,
family=getFamilyName(),
device="xcku3p-ffvd900-3-e"
)