Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

DataCache now allocate ways randomly

This commit is contained in:
Charles Papon 2019-05-25 00:28:30 +02:00
parent 4a40184b35
commit 38a464a829
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/vexriscv/ip/DataCache.scala
View File

@ -678,11 +678,13 @@ class DataCache(p : DataCacheConfig) extends Component{
tagsWriteCmd.data.error := error || io.mem.rsp.error tagsWriteCmd.data.error := error || io.mem.rsp.error
tagsWriteCmd.way := waysAllocator tagsWriteCmd.way := waysAllocator
waysAllocator := (waysAllocator ## waysAllocator.msb).resized
error := False error := False
} }
when(!valid){
waysAllocator := (waysAllocator ## waysAllocator.msb).resized
}
io.cpu.redo setWhen(valid) io.cpu.redo setWhen(valid)
stageB.mmuRspFreeze setWhen(stageB.loaderValid || valid) stageB.mmuRspFreeze setWhen(stageB.loaderValid || valid)
} }