Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

VexRiscvSmpCluster config fix

Browse source
This commit is contained in:
Dolu1990 2021-08-10 12:14:39 +02:00
parent 805bd56077
commit 3deeab42fd
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View file

@ -275,7 +275,7 @@ object VexRiscvSmpClusterGen {
catchUnaligned = true, catchUnaligned = true,
withLrSc = atomic, withLrSc = atomic,
withAmo = atomic, withAmo = atomic,
withExclusive = atomic, withExclusive = coherency,
withInvalidate = coherency, withInvalidate = coherency,
withWriteAggregation = dBusWidth > 32 withWriteAggregation = dBusWidth > 32
), ),