Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix VexRiscvBmbGenerator.hardwareBreakpointCount default value

This commit is contained in:
Dolu1990 2021-07-30 16:51:07 +02:00
parent 671bd30953
commit 805bd56077
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/VexRiscvBmbGenerator.scala
View File

@ -25,7 +25,7 @@ case class VexRiscvBmbGenerator()(implicit interconnectSmp: BmbInterconnectGener
val debugClockDomain = Handle[ClockDomain]
val debugReset = Handle[Bool]
val debugAskReset = Handle[() => Unit]
val hardwareBreakpointCount = Handle(0)
val hardwareBreakpointCount = Handle.sync(0)
val iBus, dBus = Handle[Bmb]