Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update CFU example

This commit is contained in:
Dolu1990 2022-03-23 18:58:18 +01:00
parent 5dc91a8be4
commit 4bddb091ae
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/main/scala/vexriscv/demo/GenSmallAndProductiveCfu.scala
View File

@ -70,9 +70,12 @@ object GenSmallAndProductiveCfu extends App{
CFU_INPUT_DATA_W = 32, CFU_INPUT_DATA_W = 32,
CFU_OUTPUTS = 1, CFU_OUTPUTS = 1,
CFU_OUTPUT_DATA_W = 32, CFU_OUTPUT_DATA_W = 32,
CFU_STATE_INDEX_NUM = 5,
CFU_FLOW_REQ_READY_ALWAYS = false, CFU_FLOW_REQ_READY_ALWAYS = false,
CFU_FLOW_RESP_READY_ALWAYS = false CFU_FLOW_RESP_READY_ALWAYS = false,
CFU_WITH_STATUS = true,
CFU_RAW_INSN_W = 32,
CFU_CFU_ID_W = 4,
CFU_STATE_INDEX_NUM = 5
) )
), ),
new YamlPlugin("cpu0.yaml") new YamlPlugin("cpu0.yaml")