Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix fpu diagram

This commit is contained in:
Dolu1990 2021-03-16 14:52:57 +01:00
parent e23687c45d
commit 530554d19c
3 changed files with 1 additions and 2492 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -694,7 +694,7 @@ Accuracy, roundings (RNE, RTZ, RDN, RUP, RMM) and compliance:
There is a diagram of the FPU design and its CPU integration :
![fpuDesign](assets/fpuDesign.svg?raw=true "")
![fpuDesign](assets/fpuDesign.png?raw=true "")
The FPU can be parametrized with FpuParameter data structure :

BIN
assets/fpuDesign.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 130 KiB

2491
assets/fpuDesign.svg
View File

File diff suppressed because it is too large Load Diff
Side by Side

Before

Width:  |  Height:  |  Size: 267 KiB