Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix VexRiscvSmpClusterGen without linux debug minimal features

This commit is contained in:
Dolu1990 2023-02-08 11:28:21 +01:00
parent eafeb5fe49
commit 692f604dd5
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -207,12 +207,12 @@ object VexRiscvSmpClusterGen {
} else { } else {
CsrPluginConfig( CsrPluginConfig(
catchIllegalAccess = true, catchIllegalAccess = true,
mvendorid = null, mvendorid = 0,
marchid = null, marchid = 0,
mimpid = null, mimpid = 0,
mhartid = hartId, mhartid = hartId,
misaExtensionsInit = misa, misaExtensionsInit = misa,
misaAccess = if(forceMisa) CsrAccess.WRITE_ONLY else CsrAccess.NONE, misaAccess = if(forceMisa) CsrAccess.READ_ONLY else CsrAccess.NONE,
mtvecAccess = CsrAccess.READ_WRITE, mtvecAccess = CsrAccess.READ_WRITE,
mtvecInit = null, mtvecInit = null,
mepcAccess = CsrAccess.READ_WRITE, mepcAccess = CsrAccess.READ_WRITE,