Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add fixed bug into the FormalPlugin comments

This commit is contained in:
Dolu1990 2017-11-07 13:54:07 +01:00
parent 200a73bea0
commit 714d44d248
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/vexriscv/plugin/FomalPlugin.scala
View File

@ -54,12 +54,13 @@ case class RvfiPort() extends Bundle with IMasterSlave {
//Halt CPU on decoding exception
//VexRiscv changes
//input(INSTRUCTION)(5) REGFILE_WRITE_VALID
//
//VexRiscv bug
//1) pcManagerService.createJumpInterface(pipeline.execute)
// pcManagerService.createJumpInterface(if(earlyBranch) pipeline.execute else pipeline.memory)
//2) JALR => clear PC(0)
//3) input(INSTRUCTION)(5) REGFILE_WRITE_VALID memory read with exception would not fire properly
class FomalPlugin extends Plugin[VexRiscv]{