Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Arty now has RVC enabled !

This commit is contained in:
Dolu1990 2021-05-25 15:57:38 +02:00
parent 1c3b9e93a2
commit 72328e7bc4
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -186,7 +186,8 @@ object VexRiscvSmpClusterGen {
regfileRead : RegFileReadKind = plugin.ASYNC,
rvc : Boolean = false,
iTlbSize : Int = 4,
dTlbSize : Int = 4
dTlbSize : Int = 4,
prediction : BranchPrediction = vexriscv.plugin.NONE
) = {
assert(iCacheSize/iCacheWays <= 4096, "Instruction cache ways can't be bigger than 4096 bytes")
assert(dCacheSize/dCacheWays <= 4096, "Data cache ways can't be bigger than 4096 bytes")
@ -203,7 +204,7 @@ object VexRiscvSmpClusterGen {
new IBusCachedPlugin(
resetVector = resetVector,
compressedGen = rvc,
prediction = vexriscv.plugin.NONE,
prediction = prediction,
historyRamSizeLog2 = 9,
relaxPredictorAddress = true,
injectorStage = injectorStage,