Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update SpinalHDL

This commit is contained in:
Dolu1990 2023-05-23 18:18:53 +02:00
parent b81029f619
commit 760a0fced5
2 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/vexriscv/ip/DataCache.scala
View File

@ -168,8 +168,9 @@ case class FenceFlags() extends Bundle {
def forceAll(): Unit ={ def forceAll(): Unit ={
List(SW,SR,SO,SI,PW,PR,PO,PI).foreach(_ := True) List(SW,SR,SO,SI,PW,PR,PO,PI).foreach(_ := True)
} }
def clearAll(): Unit ={ def clearFlags(): this.type ={
List(SW,SR,SO,SI,PW,PR,PO,PI).foreach(_ := False) List(SW,SR,SO,SI,PW,PR,PO,PI).foreach(_ := False)
this
} }
} }

2
src/main/scala/vexriscv/plugin/DBusCachedPlugin.scala
View File

@ -501,7 +501,7 @@ class DBusCachedPlugin(val config : DataCacheConfig,
} }
when(!input(MEMORY_FENCE) || !arbitration.isFiring){ when(!input(MEMORY_FENCE) || !arbitration.isFiring){
cache.io.cpu.writeBack.fence.clearAll() cache.io.cpu.writeBack.fence.clearFlags()
} }
when(arbitration.isValid && (input(MEMORY_FENCE) || aquire)){ when(arbitration.isValid && (input(MEMORY_FENCE) || aquire)){