Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #248 from dnltz/WIP/dnltz/fix-reg 

plugin: caches: Fix "Can't resolve the literal value of"
This commit is contained in:
Dolu1990 2022-04-22 11:12:26 +02:00 committed by GitHub
parent 3b8270b82b ea7a18c7f4
commit 8a8e976493
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/DBusCachedPlugin.scala
View File

@ -295,7 +295,7 @@ class DBusCachedPlugin(val config : DataCacheConfig,
pipeline plug new Area{
//Memory bandwidth counter
val rspCounter = RegInit(UInt(32 bits)) init(0)
val rspCounter = Reg(UInt(32 bits)) init(0)
when(dBus.rsp.valid){
rspCounter := rspCounter + 1
}

2
src/main/scala/vexriscv/plugin/IBusCachedPlugin.scala
View File

@ -141,7 +141,7 @@ class IBusCachedPlugin(resetVector : BigInt = 0x80000000l,
iBus.cmd.address.allowOverride := cache.io.mem.cmd.address
//Memory bandwidth counter
val rspCounter = RegInit(UInt(32 bits)) init(0)
val rspCounter = Reg(UInt(32 bits)) init(0)
when(iBus.rsp.valid){
rspCounter := rspCounter + 1
}