Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

DBusCachedPlugin now provide writesPending signal

This commit is contained in:
Dolu1990 2023-04-24 13:13:55 +02:00
parent 7649157946
commit 8fc5f35d29
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/vexriscv/plugin/DBusCachedPlugin.scala
View File

@ -64,6 +64,7 @@ class DBusCachedPlugin(val config : DataCacheConfig,
var exceptionBus : Flow[ExceptionCause] = null
var privilegeService : PrivilegeService = null
var redoBranch : Flow[UInt] = null
var writesPending : Bool = null
@dontName var dBusAccess : DBusAccess = null
override def newDBusAccess(): DBusAccess = {
@ -270,6 +271,7 @@ class DBusCachedPlugin(val config : DataCacheConfig,
decoderService.add(FENCE, List(MEMORY_FENCE -> True))
decoderService.addDefault(MEMORY_FENCE_WR, False)
decoderService.add(FENCE_I, List(MEMORY_FENCE_WR -> True))
writesPending = Bool().setCompositeName(this, "writesPending")
}
}
@ -412,6 +414,7 @@ class DBusCachedPlugin(val config : DataCacheConfig,
when(arbitration.isValid && input(MEMORY_FENCE_WR) && cache.io.cpu.writesPending){
arbitration.haltItself := True
}
writesPending := cache.io.cpu.writesPending
}
if(tightlyGen){