mirror of
https://github.com/SpinalHDL/VexRiscv.git
synced 2025-01-03 03:43:39 -05:00
Optimise div iterative plugin done signal
This commit is contained in:
parent
c8ac214097
commit
978232fd63
1 changed files with 1 additions and 1 deletions
|
@ -95,7 +95,7 @@ class MulDivIterativePlugin(genMul : Boolean = true, genDiv : Boolean = true, mu
|
|||
|
||||
val needRevert = Reg(Bool)
|
||||
val counter = Counter(32 / divUnrollFactor + 2)
|
||||
val done = counter.willOverflowIfInc
|
||||
val done = Reg(Bool) setWhen(counter === counter.end-1) clearWhen(!arbitration.isStuck)
|
||||
val result = Reg(Bits(32 bits))
|
||||
when(arbitration.isValid && input(IS_DIV)){
|
||||
when(!done){
|
||||
|
|
Loading…
Reference in a new issue