Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

riscv software model without RVC now trap on RVC instruction before pcWrite + 2

Browse source
This commit is contained in:
Charles Papon 2019-04-13 10:40:53 +02:00
parent a12ca43284
commit 9ac1d3d59e
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/test/cpp/regression/main.cpp
View file

@ -957,6 +957,9 @@ public:
default: ilegalInstruction(); break;
}
} else {
#ifndef COMPRESSED
ilegalInstruction(); return;
#endif
switch((iBits(0, 2) << 3) + iBits(13, 3)){
case 0: rfWrite(i16_addr2, rf_sp + i16_addi4spn_imm); pcWrite(pc + 2); break;
case 2: {