Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

CsrPlugin now force privilegeGen when withPrivilegedDebug is enabled

This commit is contained in:
Dolu1990 2022-10-26 15:48:26 +02:00
parent 0979f8ba80
commit a6c29766da
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/CsrPlugin.scala
View File

@ -85,7 +85,7 @@ case class CsrPluginConfig(
debugTriggers : Int = 2
){
assert(!ucycleAccess.canWrite)
def privilegeGen = userGen || supervisorGen
def privilegeGen = userGen || supervisorGen || withPrivilegedDebug
def noException = this.copy(ecallGen = false, ebreakGen = false, catchIllegalAccess = false)
def noExceptionButEcall = this.copy(ecallGen = true, ebreakGen = false, catchIllegalAccess = false)
def withEbreak = ebreakGen || withPrivilegedDebug