Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

IBusSimplePlugin can now use a Vec based buffer

Browse source
This commit is contained in:
Dolu1990 2021-10-13 16:26:16 +02:00
parent 97a3c1955b
commit c3c3a94c5d
2 changed files with 5 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View file

@ -266,7 +266,8 @@ object VexRiscvSmpClusterGen {
prediction = NONE, prediction = NONE,
catchAccessFault = false, catchAccessFault = false,
compressedGen = rvc, compressedGen = rvc,
busLatencyMin = 2 busLatencyMin = 2,
vecRspBuffer = true
), ),
if(withDataCache) new DBusCachedPlugin( if(withDataCache) new DBusCachedPlugin(
dBusCmdMasterPipe = dBusCmdMasterPipe || dBusWidth == 32, dBusCmdMasterPipe = dBusCmdMasterPipe || dBusWidth == 32,

5
src/main/scala/vexriscv/plugin/IBusSimplePlugin.scala
View file

@ -236,7 +236,8 @@ class IBusSimplePlugin( resetVector : BigInt,
val memoryTranslatorPortConfig : Any = null, val memoryTranslatorPortConfig : Any = null,
relaxPredictorAddress : Boolean = true, relaxPredictorAddress : Boolean = true,
predictionBuffer : Boolean = true, predictionBuffer : Boolean = true,
bigEndian : Boolean = false bigEndian : Boolean = false,
vecRspBuffer : Boolean = false
) extends IBusFetcherImpl( ) extends IBusFetcherImpl(
resetVector = resetVector, resetVector = resetVector,
keepPcPlus4 = keepPcPlus4, keepPcPlus4 = keepPcPlus4,
@ -351,7 +352,7 @@ class IBusSimplePlugin( resetVector : BigInt,
//Manage flush for iBus transactions in flight //Manage flush for iBus transactions in flight
val rspBuffer = new Area { val rspBuffer = new Area {
val output = Stream(IBusSimpleRsp()) val output = Stream(IBusSimpleRsp())
val c = StreamFifoLowLatency(IBusSimpleRsp(), busLatencyMin + (if(cmdForkOnSecondStage && cmdForkPersistence) 1 else 0)) val c = new StreamFifoLowLatency(IBusSimpleRsp(), busLatencyMin + (if(cmdForkOnSecondStage && cmdForkPersistence) 1 else 0), useVec = vecRspBuffer)
val discardCounter = Reg(UInt(log2Up(pendingMax + 1) bits)) init (0) val discardCounter = Reg(UInt(log2Up(pendingMax + 1) bits)) init (0)
discardCounter := discardCounter - (c.io.pop.valid && discardCounter =/= 0).asUInt discardCounter := discardCounter - (c.io.pop.valid && discardCounter =/= 0).asUInt
when(iBusRsp.flush) { when(iBusRsp.flush) {