Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

VexRiscvSmpClusterGen no support atomic less configs

This commit is contained in:
Dolu1990 2021-07-05 12:38:54 +02:00
parent a380c3a36c
commit c79357d1b2
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -167,6 +167,7 @@ object VexRiscvSmpClusterGen {
dBusWidth : Int = 64, dBusWidth : Int = 64,
loadStoreWidth : Int = 32, loadStoreWidth : Int = 32,
coherency : Boolean = true, coherency : Boolean = true,
atomic : Boolean = true,
iCacheSize : Int = 8192, iCacheSize : Int = 8192,
dCacheSize : Int = 8192, dCacheSize : Int = 8192,
iCacheWays : Int = 2, iCacheWays : Int = 2,
@ -270,9 +271,9 @@ object VexRiscvSmpClusterGen {
catchAccessError = true, catchAccessError = true,
catchIllegal = true, catchIllegal = true,
catchUnaligned = true, catchUnaligned = true,
withLrSc = true, withLrSc = atomic,
withAmo = true, withAmo = atomic,
withExclusive = coherency, withExclusive = atomic,
withInvalidate = coherency, withInvalidate = coherency,
withWriteAggregation = dBusWidth > 32 withWriteAggregation = dBusWidth > 32
), ),