Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

Fix relaxedBusCmdValid pendingCmd overflow

Browse source
This commit is contained in:
Dolu1990 2018-06-06 15:20:37 +02:00
parent 7768f065e4
commit dc968020c4
1 changed files with 3 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
src/main/scala/vexriscv/plugin/IBusSimplePlugin.scala
View file

@ -160,9 +160,10 @@ class IBusSimplePlugin(resetVector : BigInt,
val pipFork = fork(1)
output << pipFork
iBus.cmd.valid := busFork.valid && pendingCmd =/= pendingMax
val okBus = pendingCmd =/= pendingMax
iBus.cmd.valid := busFork.valid && okBus
iBus.cmd.pc := busFork.payload(31 downto 2) @@ "00"
busFork.ready := iBus.cmd.ready
busFork.ready := iBus.cmd.ready && okBus
} else new Area {
def input = fetchPc.output
def output = iBusRsp.input