Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix relaxedBusCmdValid pendingCmd overflow

This commit is contained in:
Dolu1990 2018-06-06 15:20:37 +02:00
parent 7768f065e4
commit dc968020c4
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/vexriscv/plugin/IBusSimplePlugin.scala
View File

@ -160,9 +160,10 @@ class IBusSimplePlugin(resetVector : BigInt,
val pipFork = fork(1) val pipFork = fork(1)
output << pipFork output << pipFork
iBus.cmd.valid := busFork.valid && pendingCmd =/= pendingMax val okBus = pendingCmd =/= pendingMax
iBus.cmd.valid := busFork.valid && okBus
iBus.cmd.pc := busFork.payload(31 downto 2) @@ "00" iBus.cmd.pc := busFork.payload(31 downto 2) @@ "00"
busFork.ready := iBus.cmd.ready busFork.ready := iBus.cmd.ready && okBus
} else new Area { } else new Area {
def input = fetchPc.output def input = fetchPc.output
def output = iBusRsp.input def output = iBusRsp.input