Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix incorrect comment

This commit is contained in:
chiangkd 2022-12-24 20:41:57 +08:00
parent 8a6a926401
commit df52fab7d1
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/test/cpp/custom/atomic/src/crt.S
View File

@ -15,7 +15,7 @@ trap_entry:
csrr x29, mstatus
and x29, x29, 0x080
beqz x29, notExternalInterrupt
li x29, 0x1800 //000 disable interrupts
li x29, 0x1800 //1800 disable interrupts
csrw mstatus,x29
mret
@ -227,7 +227,7 @@ test7:
sw a3, 0(a0)
li x29, 0x800 //800 external interrupts
csrw mie,x29
li x29, 0x1808 //008 enable interrupts
li x29, 0x1808 //1808 enable interrupts
lr.w a5, (a0)
csrw mstatus,x29 //Enable external interrupt (will jump instantly due to testbench setup)
nop