Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

SpinalHDL 0.11.4 update

This commit is contained in:
Dolu1990 2017-12-01 11:19:23 +01:00
parent 586d3ed286
commit e1b86ea511
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
build.sbt
View File

@ -9,7 +9,7 @@ scalaVersion := "2.11.8"
EclipseKeys.withSource := true
libraryDependencies ++= Seq(
"com.github.spinalhdl" % "spinalhdl-core_2.11" % "0.11.3",
"com.github.spinalhdl" % "spinalhdl-lib_2.11" % "0.11.3",
"com.github.spinalhdl" % "spinalhdl-core_2.11" % "0.11.4",
"com.github.spinalhdl" % "spinalhdl-lib_2.11" % "0.11.4",
"org.yaml" % "snakeyaml" % "1.8"
)

2
src/main/scala/vexriscv/Riscv.scala
View File

@ -14,7 +14,7 @@ object Riscv{
case class IMM(instruction : Bits) extends Area{
// immediates
def i = instruction(31 downto 20)
def s = instruction(31, 25) ## instruction(11, 7)
def s = instruction(31 downto 25) ## instruction(11 downto 7)
def b = instruction(31) ## instruction(7) ## instruction(30 downto 25) ## instruction(11 downto 8)
def u = instruction(31 downto 12) ## U"x000"
def j = instruction(31) ## instruction(19 downto 12) ## instruction(20) ## instruction(30 downto 21)