Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix Briey simulation floating rxd blocking the uart #238

This commit is contained in:
Dolu1990 2022-02-22 16:15:14 +01:00
parent 9d3b83366c
commit e558b79582
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/test/cpp/briey/main.cpp
View File

@ -382,6 +382,8 @@ public:
timeProcesses.push_back(asyncReset); timeProcesses.push_back(asyncReset);
timeProcesses.push_back(jtag); timeProcesses.push_back(jtag);
timeProcesses.push_back(uartRx); timeProcesses.push_back(uartRx);
top->io_uart_rxd = 1;
SdramConfig *sdramConfig = new SdramConfig( SdramConfig *sdramConfig = new SdramConfig(
2, //byteCount 2, //byteCount