Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix InstructionCache Bmb bridge

This commit is contained in:
Charles Papon 2019-05-22 19:03:26 +02:00
parent 9b49638654
commit f6f94ad7c1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/ip/InstructionCache.scala
View File

@ -254,7 +254,7 @@ case class InstructionCacheMemBus(p : InstructionCacheConfig) extends Bundle wit
bus.cmd.arbitrationFrom(cmd) bus.cmd.arbitrationFrom(cmd)
bus.cmd.opcode := Bmb.Cmd.Opcode.READ bus.cmd.opcode := Bmb.Cmd.Opcode.READ
bus.cmd.address := cmd.address.resized bus.cmd.address := cmd.address.resized
bus.cmd.length := (1 << p.bytePerLine) - 1 bus.cmd.length := p.bytePerLine - 1
bus.cmd.last := True bus.cmd.last := True
rsp.valid := bus.rsp.valid rsp.valid := bus.rsp.valid
rsp.data := bus.rsp.data rsp.data := bus.rsp.data