Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

CfuBusParameter has now a few default values

Browse source
This commit is contained in:
Dolu1990 2020-10-23 11:06:24 +02:00
parent 4ece59385d
commit fe342c347c
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
src/main/scala/vexriscv/plugin/CfuPlugin.scala
View file

@ -20,11 +20,11 @@ case class CfuPluginParameter(
CFU_FLOW_REQ_READY_ALWAYS : Boolean,
CFU_FLOW_RESP_READY_ALWAYS : Boolean)
case class CfuBusParameter(CFU_VERSION : Int,
CFU_INTERFACE_ID_W : Int,
case class CfuBusParameter(CFU_VERSION : Int = 0,
CFU_INTERFACE_ID_W : Int = 0,
CFU_FUNCTION_ID_W : Int,
CFU_REORDER_ID_W : Int,
CFU_REQ_RESP_ID_W : Int,
CFU_REORDER_ID_W : Int = 0,
CFU_REQ_RESP_ID_W : Int = 0,
CFU_INPUTS : Int,
CFU_INPUT_DATA_W : Int,
CFU_OUTPUTS : Int,