Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity
VexRiscv/src
History
Dolu1990 3710fd3492 fix synthesis bench
2021-02-04 12:41:31 +01:00
..
main fix synthesis bench 2021-02-04 12:41:31 +01:00
test fpu load subnormal and i2f now use single cycle shifter 2021-02-03 16:48:09 +01:00