Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity
VexRiscv/src/test
History
Charles Papon 4f0a02594c Change LR/SC to reserve the whole memory 
Fix MPP access from other plugins
Got all the common configuration to compile and pass regression excepted the debugger one
First synthesis results
2019-04-04 20:34:35 +02:00
..
cpp Change LR/SC to reserve the whole memory 2019-04-04 20:34:35 +02:00
python Got buildroot login, userspace, commands working 2019-03-31 15:17:45 +02:00
resources Fix broken C.LWSP reference_output 2018-10-12 12:02:02 +02:00
scala/vexriscv Change LR/SC to reserve the whole memory 2019-04-04 20:34:35 +02:00