mirror of
https://github.com/SpinalHDL/VexRiscv.git
synced 2025-01-03 03:43:39 -05:00
e9ab3d71d5
add uart.elf binary for testing |
||
---|---|---|
.. | ||
main/scala/VexRiscv | ||
test |
e9ab3d71d5
add uart.elf binary for testing |
||
---|---|---|
.. | ||
main/scala/VexRiscv | ||
test |