readme: centered shields

Signed-off-by: Unai Martinez-Corral <umartinezcorral@antmicro.com>
This commit is contained in:
Unai Martinez-Corral 2022-04-07 20:10:19 +02:00
parent be210fbebc
commit a23aa9a576
1 changed files with 4 additions and 2 deletions

View File

@ -1,13 +1,15 @@
F4PGA examples F4PGA examples
============== ==============
.. image:: https://github.com/chipsalliance/f4pga-examples/workflows/doc-test/badge.svg?branch=master .. |SHIELD:GHA:doc-test| image:: https://github.com/chipsalliance/f4pga-examples/workflows/doc-test/badge.svg?branch=master
:target: https://github.com/chipsalliance/f4pga-examples/actions :target: https://github.com/chipsalliance/f4pga-examples/actions
.. image:: https://readthedocs.org/projects/f4pga-examples/badge/?version=latest .. |SHIELD:RTD| image:: https://readthedocs.org/projects/f4pga-examples/badge/?version=latest
:target: https://f4pga-examples.readthedocs.io/en/latest/?badge=latest :target: https://f4pga-examples.readthedocs.io/en/latest/?badge=latest
:alt: Documentation Status :alt: Documentation Status
.. centered:: |SHIELD:GHA:doc-test| |SHIELD:RTD|
This repository provides example FPGA designs that can be built using the F4PGA open source toolchain. This repository provides example FPGA designs that can be built using the F4PGA open source toolchain.
These examples target the Xilinx 7-Series and the QuickLogic EOS S3 devices. These examples target the Xilinx 7-Series and the QuickLogic EOS S3 devices.