f4pga-examples/xc7
Alessandro Comodi e18e544825 xc7: add lite SATA example
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
2021-11-30 13:40:41 +01:00
..
additional_examples fixed documentation and makefiles. Renamed common makefile. 2021-11-11 13:47:47 -07:00
counter_test added symplified download instructions 2021-11-11 13:47:47 -07:00
linux_litex_demo added symplified download instructions 2021-11-11 13:47:47 -07:00
litex_demo litex_demo: update litex version 2021-06-18 09:32:41 +02:00
litex_sata_demo xc7: add lite SATA example 2021-11-30 13:40:41 +01:00
picosoc_demo added symplified download instructions 2021-11-11 13:47:47 -07:00
pulse_width_led fixed minor issues 2021-11-11 13:50:34 -07:00
timer fixed minor issues 2021-11-11 13:50:34 -07:00
README.rst xc7: added litex to readme 2021-06-18 09:32:41 +02:00
environment.yml xc7: update packages 2021-08-23 09:54:49 +02:00
requirements.txt xc7: update packages 2021-03-26 14:52:22 +01:00

README.rst

SymbiFlow Toolchain Examples for Xilinx 7 Series
================================================

#. ``counter`` - simple 4-bit counter driving LEDs. The design targets the `Basys3 board <https://store.digilentinc.com/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users/>`__, the `Arty boards <https://store.digilentinc.com/arty-a7-artix-7-fpga-development-board-for-makers-and-hobbyists/>`__, and the `Zybo Z7 board <https://store.digilentinc.com/zybo-z7-zynq-7000-arm-fpga-soc-development-board/>`__
#. ``picosoc`` - `picorv32 <https://github.com/cliffordwolf/picorv32>`__ based SoC. The design targets the `Basys3 board <https://store.digilentinc.com/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users/>`__.
#. ``litex`` - Series of `LiteX-based <https://github.com/enjoy-digital/litex>`__ designs, that feature different CPU types and LiteX modules.
#. ``linux_litex`` - `LiteX <https://github.com/enjoy-digital/litex>`__ based system with Linux capable `VexRiscv core <https://github.com/SpinalHDL/VexRiscv>`__. The design includes `DDR <https://github.com/enjoy-digital/litedram>`__ and `Ethernet <https://github.com/enjoy-digital/liteeth>`__ controllers. The design targets the `Arty boards <https://store.digilentinc.com/arty-a7-artix-7-fpga-development-board-for-makers-and-hobbyists/>`__.

The Linux images for the ``linux_litex`` example can be built following the `linux on litex vexriscv <https://github.com/litex-hub/linux-on-litex-vexriscv>`__ instructions.
The ``linux_litex`` example is already provided with working Linux images.

The detailed description about building the examples is available in the
`project documentation <https://symbiflow-examples.readthedocs.io/en/latest/building-examples.html#xilinx-7-series>`__.