Hardware/f4pga
1
0
Fork 0
mirror of https://github.com/chipsalliance/f4pga.git synced 2025-01-03 03:43:37 -05:00
Code Issues Projects Releases Packages Wiki Activity

Use python command to call scripts in tcl files

Browse source 
Signed-off-by: Krzysztof Boronski <kboronski@antmicro.com>
This commit is contained in:
Krzysztof Boronski 2022-09-12 19:16:49 +02:00
parent 3be913535e
commit 9d1490df89
2 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
f4pga/auxiliary/tool_data/yosys/scripts/vendor/quicklogic/pp3/synth.tcl vendored
View file

@ -95,11 +95,11 @@ log ">>> F4PGA Phase 2: Cell names fixup"
# Write output JSON, fixup cell names using an external Python script
write_json $f4pga_json_org
exec $f4pga_python3 ${f4pga_shareDir}/scripts/yosys_fixup_cell_names.py $f4pga_json_org $f4pga_json_presplit
exec $f4pga_python3 -m f4pga.utils.quicklogic.yosys_fixup_cell_names $f4pga_json_org $f4pga_json_presplit
log ">>> F4PGA Phase 3: Splitting in/outs"
exec ${f4pga_python3} ${f4pga_shareDir}/scripts/split_inouts.py -i $f4pga_json_presplit -o $f4pga_json
exec ${f4pga_python3} -m f4pga.utils.split_inouts -i $f4pga_json_presplit -o $f4pga_json
log ">>> F4PGA Phase 4: Writing eblif"

2
f4pga/auxiliary/tool_data/yosys/scripts/vendor/xilinx/xc7/synth.tcl vendored
View file

@ -286,7 +286,7 @@ write_json $f4pga_json_presplit
log ">>> F4PGA Phase 2: Splitting in/outs"
exec ${f4pga_python3} ${f4pga_shareDir}/scripts/split_inouts.py -i $f4pga_json_presplit -o $f4pga_json
exec ${f4pga_python3} -m f4pga.utils.split_inouts -i $f4pga_json_presplit -o $f4pga_json
log ">>> F4PGA Phase 3: Writing eblif"