Hardware
/
f4pga
mirror of https://github.com/chipsalliance/f4pga.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add sphinx-verilog-domain to Sphinx configuration 

Signed-off-by: Robert Winkler <rwinkler@antmicro.com>
This commit is contained in:
Robert Winkler 2020-09-10 19:27:35 +02:00
parent dec11825ae
commit d8d96ff3ab
2 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
requirements.txt
View File

@ -1,5 +1,6 @@
Sphinx==3.0.4 Sphinx==3.0.4
git+http://github.com/SymbiFlow/sphinx_materialdesign_theme.git@master#egg=sphinx_symbiflow_theme git+http://github.com/SymbiFlow/sphinx_materialdesign_theme.git@master#egg=sphinx_symbiflow_theme
git+http://github.com/SymbiFlow/sphinx-verilog-domain
sphinx-markdown-tables==0.0.12 sphinx-markdown-tables==0.0.12
breathe==4.18.1 breathe==4.18.1
symbolator==1.0.2 symbolator==1.0.2

3
source/conf.py
View File

@ -36,7 +36,8 @@ extensions = [
'sdcdomain', 'sdcdomain',
'archdomain', 'archdomain',
'rrgraphdomain', 'rrgraphdomain',
'recommonmark' 'recommonmark',
'sphinx_verilog_domain'
] ]
numfig = True numfig = True