33 lines
1.2 KiB
Tcl
33 lines
1.2 KiB
Tcl
# Copyright (C) 2020-2022 F4PGA Authors.
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# https://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
# Clock pin
|
|
set_property PACKAGE_PIN E3 [get_ports {CLK}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {CLK}]
|
|
|
|
# LEDs
|
|
set_property PACKAGE_PIN H5 [get_ports {LEDs[0]}]
|
|
set_property PACKAGE_PIN J5 [get_ports {LEDs[1]}]
|
|
set_property PACKAGE_PIN T9 [get_ports {LEDs[2]}]
|
|
set_property PACKAGE_PIN T10 [get_ports {LEDs[3]}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {LEDs[0]}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {LEDs[1]}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {LEDs[2]}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {LEDs[3]}]
|
|
|
|
# Clock constraints
|
|
create_clock -period 10.0 [get_ports {CLK}]
|