FOSS Flow For FPGA
Go to file
Xiretza a7386c6e9c fix(tests): allow pytest to automatically discover tests
By default, pytest only looks for modules named test_*.
2022-05-22 14:44:49 +02:00
.github fix(tests): allow pytest to automatically discover tests 2022-05-22 14:44:49 +02:00
docs Merge pull request #530 from antmicro/umarcor/add-pyFPGA 2022-05-17 11:57:56 +02:00
f4pga f4pga: remove unused arguments 2022-05-06 12:41:45 -05:00
test fix(tests): allow pytest to automatically discover tests 2022-05-22 14:44:49 +02:00
third_party Bump third_party/make-env from `0696632` to `59adb0f` 2021-04-16 05:36:52 +00:00
.gitignore f4pga: cleanup and style 2022-04-26 12:16:38 +02:00
.gitmodules use intersphinx instead of adding submodules 2022-02-10 04:14:26 +01:00
LICENSE docs: s/http:/https:/ 2022-04-05 13:34:02 +02:00
README.md readme: update yosys plugins repo 2022-03-29 13:21:02 +02:00
f4pga-env add f4pga-env 2022-04-21 13:29:02 +02:00
readthedocs.yml move environment and makefile into docs 2022-04-23 15:01:27 +02:00

README.md

FOSS Flow For FPGA (F4PGA) project

This is the top-level repository for the F4PGA project, which is a Workgroup under the CHIPS Alliance. The elements of the project include (but are not limited to):

F4PGA Workgroup

The F4PGA Workgroup consists of members from different backgrounds, including FPGA vendors (Xilinx and QuickLogic), industrial users (Google, Antmicro) and academia (University of Toronto), who collaborate to build a more open source and software-driven FPGA ecosystem (IP, tools and workflows) to drive the adoption of FPGAs in existing and new use cases, and eliminate barriers of entry.