mirror of
https://github.com/chipsalliance/f4pga.git
synced 2025-01-03 03:43:37 -05:00
c73f9c8c96
Describe the synthesis and place and route process. Add short description of Yosys synthesis tool. Signed-off-by: Robert Winkler <rwinkler@internships.antmicro.com> |
||
---|---|---|
.. | ||
images | ||
prjtrellis@7848ab8db8 | ||
prjxray@91318ac8a5 | ||
symbiflow-arch-defs@f25b843cd5 | ||
toolchain-desc | ||
conf.py | ||
fasm-specification.rst | ||
index.rst | ||
introduction.rst | ||
toolchain-desc.rst |