mirror of
https://github.com/chipsalliance/f4pga.git
synced 2025-01-03 03:43:37 -05:00
c73f9c8c96
Describe the synthesis and place and route process. Add short description of Yosys synthesis tool. Signed-off-by: Robert Winkler <rwinkler@internships.antmicro.com> |
||
---|---|---|
.. | ||
EDA.svg | ||
parts.svg | ||
toolchain-flow.svg |