FOSS Flow For FPGA
Go to file
Karol Gugala d5a5b805ca
Merge pull request #548 from antmicro/umarcor/ci/reusable-workflow
ci: split Automerge and convert Doc to a reusable workflow
2022-04-07 17:08:03 +02:00
.github ci: split Automerge and convert Doc to a reusable workflow 2022-04-06 23:30:25 +02:00
docs docs: s/http:/https:/ 2022-04-05 13:34:02 +02:00
third_party Bump third_party/make-env from `0696632` to `59adb0f` 2021-04-16 05:36:52 +00:00
.gitignore rename 'source' to 'docs' 2022-02-21 19:50:03 +01:00
.gitmodules use intersphinx instead of adding submodules 2022-02-10 04:14:26 +01:00
LICENSE docs: s/http:/https:/ 2022-04-05 13:34:02 +02:00
Makefile rename 'source' to 'docs' 2022-02-21 19:50:03 +01:00
README.md readme: update yosys plugins repo 2022-03-29 13:21:02 +02:00
environment.yml rename 'source' to 'docs' 2022-02-21 19:50:03 +01:00
readthedocs.yml rename 'source' to 'docs' 2022-02-21 19:50:03 +01:00

README.md

FOSS Flow For FPGA (F4PGA) project

This is the top-level repository for the F4PGA project, which is a Workgroup under the CHIPS Alliance. The elements of the project include (but are not limited to):

F4PGA Workgroup

The F4PGA Workgroup consists of members from different backgrounds, including FPGA vendors (Xilinx and QuickLogic), industrial users (Google, Antmicro) and academia (University of Toronto), who collaborate to build a more open source and software-driven FPGA ecosystem (IP, tools and workflows) to drive the adoption of FPGAs in existing and new use cases, and eliminate barriers of entry.