Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #313 from cklarhorst/master 

Add MT46H128M16 and change bankmaschine to not use A10 for col addresses.
This commit is contained in:
enjoy-digital 2023-07-07 08:53:25 +02:00 committed by GitHub
parent 6f53acae22 cf893a9839
commit 01355ff781
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 12 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
litedram/core/bankmachine.py
View File

@ -34,7 +34,10 @@ class _AddressSlicer:
def col(self, address):
split = self.colbits - self.address_align
return Cat(Replicate(0, self.address_align), address[:split])
if self.colbits>10: # A10 is reserved for auto-precharge, this bit needs to be skipped for col addresses
return Cat(Replicate(0, self.address_align), address[:10-self.address_align], 0, address[10-self.address_align:split])
else:
return Cat(Replicate(0, self.address_align), address[:split])
# BankMachine --------------------------------------------------------------------------------------

8
litedram/modules.py
View File

@ -590,6 +590,14 @@ class MT46H64M16(LPDDRModule):
technology_timings = _TechnologyTimings(tREFI=64e6/8192, tWTR=(2, None), tCCD=(1, None), tRRD=None)
speedgrade_timings = {"default": _SpeedgradeTimings(tRP=15, tRCD=15, tWR=15, tRFC=(None, 72), tFAW=None, tRAS=None)}
class MT46H128M16(LPDDRModule):
# geometry
nbanks = 4
nrows = 16384
ncols = 2048
# timings
technology_timings = _TechnologyTimings(tREFI=64e6/8192, tWTR=(2, None), tCCD=(1, None), tRRD=None)
speedgrade_timings = {"default": _SpeedgradeTimings(tRP=15, tRCD=15, tWR=15, tRFC=(None, 72), tFAW=None, tRAS=None)}
class MT46H32M32(LPDDRModule):
# geometry